Abstract. We present a 380 − 520 GHz balanced superconductor-insulatorsuperconductor (SIS) mixer on a single silicon substrate. All radio-frequency (RF) circuit components are fabricated on a 9 µm thick membrane. The intermediate frequency (IF) is separately amplified and combined. The balanced mixer chip, using Nb/Al/Al 2 O 3 /Nb SIS junctions, is mounted in a tellurium copper waveguide block at 4.2 K using Au beam lead contacts. We find uncorrected minimum receiver doublesideband noise temperatures of 70 K and a noise suppression of up to 18 dB, measured within a 440−495 GHz RF and a 4−8 GHz IF bandwidth, representing state-of-the-art device performance.
Introduction
Astronomical discoveries as well as better insight into already known astronomical phenomena are often accompanied by new or improved detector technologies [1] .
In the submillimetre (submm) regime the implementation of superconductorinsulator-superconductor (SIS) heterodyne mixers as replacement for earlier semiconductor (Schottky) mixers has resulted in receivers with a sensitivity of a few times the quantum limit. Further improvement of observation efficiency is achieved by using SIS mixers in focal plane arrays.
Balanced superconductor-insulator-superconductor (SIS) heterodyne frequency mixers are advanced devices for receivers in the submm regime. They provide a separate local oscillator (LO) port, useful for building arrays, do not limit the intermediate frequency (IF) bandwidth by optical diplexing and suppress LO amplitude (AM) noise and thermal noise incident at the LO port [2] .
Chattopadhyay et al [3] realized an integrated quasioptical balanced mixer with a double-sideband (DSB) receiver noise temperature T rec,DSB =105 K at 528 GHz and an IF bandwidth of 0.5 GHz in 1999. In 2000, Kerr et al [4] reported an integrated waveguide-coupled 200 − 300 GHz balanced mixer on a quartz substrate with an IF bandwidth of 1 − 2 GHz. Between 225 − 300 GHz the authors measured the receiver noise temperature and the noise suppression. They obtained T rec,DSB = 46 − 78 K and the noise suppression was better than 12 dB over the measurement bandwidth. In 2008, Serizawa et al [5] published results of a 400 − 495 GHz waveguide branch-line balanced mixer with T rec,DSB = 55 − 120 K and an IF bandwidth of 4 − 8 GHz. At the Caltech Submillimetre Observatory (CSO), four waveguide branch-line balanced mixers covering the 180−720 GHz atmospheric windows with 4−8 GHz IF bandwidth are under development [6] . The Group for Advanced Receiver Development (GARD, Chalmers University of Technology) demonstrated a balanced waveguide hot-electron bolometer (HEB) mixer covering the RF band 1.25−1.39 THz and with an IF bandwidth of 3 GHz. Over the RF band the averaged DSB receiver noise temperature was better than 1200 K [7] .
Receiver development for e.g. the Atacama Large Millimetre Array (ALMA) [8] stimulated the development of single-pixel superconducting side-band separating heterodyne mixers where waveguide circuit elements, like branch-line couplers, are implemented [9] . The technological complexity of fabricating waveguide branch-line couplers increases with frequency. E.g. typical spacing distances of the coupler branches in [7] do not exceed 35 µm. Therefore, instead of using e.g. milling techniques, photolithography together with fine copper electroplating was used to fabricate this branch-line coupler. Next generation instruments where advanced mixer devices, such as balanced or single-sideband mixers, will be used in focal plane arrays would greatly benefit from a frequency scalable technology where key elements of these circuits (e.g. branch-line couplers or LO distribution circuits) are integrated on one chip. This would provide the possibility to produce focal plane array receivers (i.e. many pixels) in large numbers and with high yields.
In this paper we present a balanced SIS mixer on a silicon (Si) membrane. Si membrane technology and microfabrication techniques provide a possibility to overcome the difficulties of realizing balanced SIS mixers at 1 THz and above, provided that a suitable superconductor detector and transmission line technology is used. T rec,DSB and noise rejection have been measured within the 440 − 495 GHz bandwidth of our LO over an IF bandwidth of 4 − 8 GHz. The influence of thermal radiation superimposed with the LO signal on the mixer IF output power is measured, illustrating the mechanism of AM and thermal noise rejection. We show that T rec,DSB does not change when DCbiasing the balanced circuit inversely or with the same polarity if the corresponding Σ or ∆ port of the external 180
• IF hybrid is used. Building on the present paper we wish to present a detailed analysis in another publication. The expected performance of the mixer chip can be determined from the quantum theory of mixing [10, 11] and results of our electromagnetic design. By comparing this analysis to the measurements we expect to determine the influence of e.g. fabrication tolerances and to identify improvements that can be implemented in future design iterations.
Working principle and design of the balanced SIS mixer
We start with a brief discussion of the working principle of the balanced SIS mixer device shown in figure 1(a) . The circuit is realized using superconducting Nb transmission lines. Two tapered slotline antennas [12] A and B are matched via a slotline shorted stub to a Z 0 = 43 Ω coplanar waveguide (CPW) each connected to the input of a 90
• CPW branch-line coupler with the same input impedance [magnified in figure 1(b) ]. At CPW discontinuities, the odd mode of the propagating TEM wave is suppressed by 3 µm wide ground connecting Nb bridges on top of a 900 nm SiO 2 layer that connect the ground planes at either side of the CPW. Numbers 1−4 label the coupler ports in figure 1(b) and figure 2(b). Signals received by antenna A (guided to port 1) and antenna B (guided to port 4) are equally distributed to port 2 and 3 with a relative phase difference of −π/2 and +π/2, respectively. This is achieved by three branches separated by l b = λ/4. All branches have a length of l b with impedances Z 1 = Z 0 · 2.415 and Z 2 = Z 0 · √ 2, cf. [14] . The two output ports of the coupler with impedance Z 0 are each connected to a SIS microstrip tuning circuit via an uniplanar alternated line [13] CPW-to-microstrip transformer. The uniplanar alternated line transformer section of the balanced circuit together with a circuit schematic is shown in figure 1(c). The impedance Z 0 of the output ports of the branch-line coupler is matched to the input impedance Z ms = 21 Ω of the microstrip line. For Z 0 = Z 4 and Z ms = Z 3 (i.e. with alternating impedances) the electrical length of the two transformer sections become
For Z 0 = Z ms , (1) equals exactly 1/12 and for Z 0 = Z ms it takes a smaller value. a = 2b (a is normal to the paper plane) with a step of 131 µm at the antenna feedpoint in a-direction and in both mixer block halves. The top face as well as the bottom face of the device is separated from the mixer block wall by a gap of 90 µm [ figure 2(a) ]. The IF signal output beam leads are connected to a circuit board transmitting the IF and allowing each junction pair to be biased separately. A magnetic field, produced by an electromagnet which is attached to the mixer block, is used to suppress Cooper pair tunneling. Two corrugated horn antennas [not shown in figure 2(a) ] are attached at both waveguide inputs of the mixer block to couple the free space LO and RF signal to the waveguides.
Device fabrication
The device is fabricated in-house on Silicon-On-Insulator (SOI) wafers with a highresistivity (>10 kΩ-cm) device layer of 9 µm thickness (cf. also [16] ). The Nb/Al/Al 2 O 3 /Nb tunnel layers are deposited with DC-magnetron sputtering and patterned by UV optical lithography. The 1 µm 2 area junction top electrodes are defined by electron-beam lithography. The 300 nm sputtered SiO 2 dielectric layer is defined with standard self-aligned liftoff. A second SiO 2 layer of 600 nm is added in the area of the Nb ground connection bridges loading the CPW. The final Nb wiring layer is 400 nm thick and is again defined by UV optical lithography. After defining the beam lead contacts with a sputtered gold seed layer, the beam leads are electrolytically gold plated to a thickness of 2.5 µm. The handle wafer bulk silicon is removed from the backside in an inductively coupled plasma deep reactive ion etch (DRIE) step stopping on the SOI buried oxide (BOX) layer. Subsequently the device substrate geometry is defined on backside by photoresist lithography, and the individual devices are etched out with RIE to remove the BOX layer followed by an anisotropic Bosch Si etch recipe for the silicon device layer.
Experimental setup
The mixer block is mounted in a cold optics assembly on a 4.2 K liquid helium dewar stage. The LO signal passes through a 443 µm thick teflon window and the separate RF window is made of a plane slab of 505 µm HDPE. No special infrared coating or grooving was used on this window which has a measured transmission of 0. • IF hybrid [18] [we use a rat-race coupler outside of the liquid helium dewar, figure 2(b)] is averaged over 4 − 8 GHz and measured with a power meter or is measured as a function of IF frequency with a spectrum analyzer. Thanks to the anti-symmetrical IV curve of a SIS junction, an additional phase shift of π can be added to the respective IF signals by using an inverse polarity DC bias for the two SIS junction pairs. This enables the use of the Σ port of the 180
• IF hybrid that combines the two IF signals for the balanced IF output. Noise added to the LO signal cancels at the Σ port and is measured at the ∆ port [ figure 2(b) ]. This situation is reversed by operating the two SIS junction pairs with equal bias polarity where now Σ is the noise port and IF signals are added at ∆.
Noise temperature and noise rejection measurement
We determine T rec,DSB by measuring the ratio Y = P rec,h /P rec,c , P rec,h and P rec,c being the IF output power averaged over the resolution bandwidth while a load temperature T h and T c is placed in front of the RF window [ figure 2(b) ]. The uncorrected DSB receiver noise temperature is T rec,DSB = (T h − Y T c ) / (Y − 1), where T h and T c are the physical temperatures of the loads (Rayleigh-Jeans limit). At 455 GHz we measured T rec,DSB as function of ν IF (resolution: 3 MHz) with one junction pair biased inversely with respect to the other pair [figure 3(a)] and with positive bias polarity for both junction pairs [ figure 3(b) ]. In the latter case we measured no significant difference in T rec,DSB . In figure 3 (c) we show T rec,DSB at various LO frequencies. The IF output power was averaged over the 4 − 8 GHz IF output bandwidth.
In figure 4 (a) and (b) IF output power is measured as function of U bias,B with constant LO beamsplitter termination temperature T bs,c and T bs,h and with constant voltage bias U bias,A = −1.55 mV in both measurements. We denote with U relative to the traces in figure 4(a) .
The noise rejection of the balanced mixer is measured by the ratio dP + /dP − , dP +,− being the difference in IF output power between the red and blue line for U bias,B = +1.55 mV (+) and U bias,B = −1.55 mV (−) [figures 4(a), (b)]. The black solid line in figure 3(c) shows the noise rejection in dB according to the formula 10 Log (dP + /dP − ). We measured several times the noise rejection both for constant LO beamsplitter termination temperatures T bs,h and T bs,c and averaged the results. Error bars are the mean square deviation.
A conservative estimate of the contribution of the window and infrared filter to the measured noise temperature is 25 − 30 K. Based on an average balanced mixer gain of −4 dB in the best part of the RF band, the IF noise contribution is 10 K.
Discussion
The Si membrane technology is a promising approach to realize a variety of SIS mixers at frequencies up to, or exceeding, 1 THz. NbTiN or other high gap superconducting materials will be necessary to provide almost lossless transport of the signals in these mixers. However, combining Nb SIS junctions with NbTiN transmission lines will need to be done with care. Quasiparticle trapping will result in heating of the Nb electrodes of the SIS junctions. The result is a reduction of actual gap frequency of the material [19] and a reduced performance of the mixer.
Moreover, our work suggests a possibility to produce on-chip balanced HEB mixers. Some of the authors of this paper recently showed that single-ended HEB devices can be reliably fabricated on 2 µm thin Si 3 N 4 SOI wafers and that beamlead technology can be used to hold the devices suspended inside the mixer block even at working frequencies as high as 2.5 THz [20] . In a recent paper from the GARD group, the SOI technology was proposed in order to realize a future balanced waveguide HEB mixer for the RF band 1.6 − 2.0 THz [21] . At frequencies as high as e.g. 2 THz the question remains whether a waveguide branch-line coupler or a planar coupler is the more favorable technology to realize a balanced HEB mixer. In a waveguide branch-line coupler the mixer chips have to be separately mounted which is a critical technological step. However, it offers the opportunity to select matching pairs of devices. A planar coupler in normal metal technology, because of the high frequency, is fabricated with integrated mixer devices, but offers no possibility to counteract fabrication tolerances after device processing.
Conclusion
To conclude, we have measured the uncorrected DSB receiver noise temperature of our device between 440 GHz and 495 GHz and obtain values ranging from 70 K to 130 K representing state-of-the-art performance. An inverse polarity bias for the two mixers does not change the performance of the device compared to an equal bias polarity for the two mixers, provided the sum and the difference port of the IF hybrid is used, respectively. The noise rejection of the device is between 6 dB and 18 dB. Noise added to the mixer's LO port can be directly measured in the IF output power and does not significantly increase T rec,DSB . The noise rejection mechanism is directly observable in the IF output power as function of the bias voltage over the whole voltage range of the photon step.
